

Reliability Qualification Plan for LFCSP Package at STATS ChipPAC China (SCC)

QUALIFICATION PLAN			
Test	Conditions	Sample Size	Expected Completion Date
Highly Accelerated Stress Test (HAST)*	JEDEC <i>JESD22-A110</i>	3 x 82	April 2014
Temperature Cycle (TC)*	JEDEC <i>JESD22-A104</i>	3 x 82	April 2014
Autoclave (AC)*	JEDEC <i>JESD22-A102</i>	3 x 82	April 2014
Solder Heat Resistance (SHR)*	<i>ADI-0049</i>	3 x 11	April 2014
High Temperature Storage (HTS)	JEDEC <i>JESD22-A103</i>	1 x 82	April 2014
Field Induced Charged Device Model (FICDM)	JEDEC <i>JESD22-C101</i>	3/Voltage	April 2014

*These samples will be subjected to preconditioning (per J-STD-020 Level 3) prior to the start of the stress test. Level 3 preconditioning consists of the following: Bake: 24 hrs @ 125°C, Soak: Unbiased Soak: 192 hrs @ 30°C, 60%RH, Reflow: 3 passes through an oven with a peak temperature of 260°C.